



भारतीय सूचना प्रौद्योगिकी संस्थान गुवाहाटी
INDIAN INSTITUTE OF INFORMATION TECHNOLOGY GUWAHATI

बंगरा, गुवाहाटी-781015, भारत
Bongora, Guwahati-781015, India

Gautam Barua
Director

Phone: +91-361-2630015
Fax: +91-361-2630035
email: snpoffice@iiitg.ac.in

INVITATION LETTER

Package Code: TEQIP-III/2019/iiit/131/004
Package Name: IIITG/DVDp

Current Date: 28-Jan-2020
Method: Shopping Goods

To,
_____ **All Interested Vendors** _____

Sub: Invitation letter for purchase of Digital Video Development Platform (DM6437) etc.

Dear Sir,

1. You are invited to submit your most competitive quotation for the following Digital Video Development Platform(DVDp) with compatible TFT display screen and CCD sensor camera with detailed specifications given at Annexure I,

Sr. No	Item Name	Quantity	Place of Delivery	Delivery Period	Installation Requirement (if any)
1	Digital Video Development platform(DVDp) with compatible TFT display screen and CCD sensor camera	16 Sets	IIIT Guwahati, Bongora, Guwahati 781015	30 Days	Yes

1. Government of India has received a credit from the International Development Association (IDA) towards the cost of the **Technical Education Quality Improvement Programme[TEQIP]-Phase III** Project and intends to apply part of the proceeds of this credit to eligible payments under the contract for which this invitation for quotations is issued.
2. Quotation,
 - 2.1 The contract shall be for the full quantity as described above.
 - 2.2 Corrections, if any, shall be made by crossing out, initiating, dating and re writing.
 - 2.3 All duties and other levies payable by the supplier under the contract shall be included in the unit price.
 - 2.4 Applicable taxes shall be quoted separately as per the attached format.
 - 2.5 The prices quoted by the bidder shall be fixed for the duration of the contract and shall not be subject to adjustment on any account.
 - 2.6 The Prices should be quoted in Indian Rupees only.
3. Each bidder shall submit only one quotation.
4. Quotation shall remain valid for a period not less than **90** days after the last date of quotation submission.
5. Evaluation of Quotations,

The Purchaser will evaluate and compare the quotations determined to be substantially responsive i.e. which

 - 5.1 are properly signed ; and

- 5.2 confirm to the terms and conditions, and specifications.
5.3 You are also requested to submit the following documents:-

a. In case of OEM (Original Equipment Manufacturer) as the bidder: -

- Proof of Registration under relevant law, such as Companies Act, and / or Shops & Establishment Act or Trade License from appropriate authority etc.
- Copy of PAN, GSTIN.
- Details of the after sales service facilities available at India (nearest to IIITG).

b. In case of dealers/distributors of the OEM as bidder(s):-

In addition to above documents (at 6.3.a) :-

- Dealership/authorization certificate from the OEM (Original Equipment Manufacturer).
- Details of the similar equipment/item ordered by Government/ Autonomous Institute(s) during last three years as per **Annexure-II**.
- Copies of the Purchase order(s) of similar equipment/item from Government/ Autonomous Institute(s) during last three years.

6. The Quotations would be evaluated for the full quantity.

7. Award of contract:

The Purchaser will award the contract to the bidder whose quotation has been determined to be substantially responsive and who has offered the lowest evaluated quotation price.

7.1 Notwithstanding the above, the Purchaser reserves the right to accept or reject any quotations and to cancel the bidding process and reject all quotations at any time prior to the award of contract.

7.2 The bidder whose bid is accepted will be notified of the award of contract by the Purchaser prior to expiration of the quotation validity period. The terms of the accepted offer shall be incorporated in the purchase order.

8. Payment shall be made in Indian Rupees as follows:

On Completion - 100% of total cost

9. All supplied items will be under onsite warranty of **36** months from the date of successful acceptance of items.

10. You are requested to provide your offer latest by **16:00** hours on **11-Feb-2020**.

11. Detailed specifications of the items are at Annexure I.

12. Training Clause (if any) : **Yes**

13. Testing/Installation Clause (if any) : **Yes**

14. Information brochures/ Product catalogue, if any must be accompanied with the quotation clearly indicating the model quoted for.

15. Sealed quotation to be submitted/ delivered at the address mentioned below,

The Director

Indian Institute of Information Technology Guwahati

Bongora, Guwahati, Pin-781015

(Note:- The quotation must be enclosed in a sealed envelope superscribed with –“IQ no:-


TEQIP-III/2019/iiit/131/ , due date: 11.02.2020 and time 1600 Hrs”)


16. We look forward to receiving your quotation and thank you for your interest in this project.

Sd/-
(Authorized Signatory)
Name & Designation
Gautam Barua, Director, IIITG

Annexure I

SI No	Item Name	Specification										
01	Digital Video Development platform(DVDP) with compatible TFT display screen and CCD sensor camera	<p>Item: Digital Video Development platform(DVDP) Make: Texas Instruments Model: DM6437 Specification details:-</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">High-Performance Digital Media Processor (DM6437)</td> <td>2.5-, 2-, 1.67-, 1.51-, 1.43-ns Instruction Cycle Time 400-, 500-, 600, 660-, 700-MHz C64x+™ Clock Rate Eight 32-Bit C64x+ Instructions/Cycle 3200, 4000, 4800, 5280, 5600 MIPS Fully Software-Compatible With C64x</td> </tr> <tr> <td>Advanced Very-Long-Instruction-Word (VLIW)</td> <td>Eight Highly Independent Functional Units With VelociTI.2 Extensions: Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle Load-Store Architecture With Non-Aligned support 64 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size All Instructions Conditional Additional C64x+™ Enhancements Protected Mode Operation Exceptions Support for Error Detection and Program Redirection Hardware Support for Modulo Loop Auto-Focus Module Operation</td> </tr> <tr> <td>C64x+ Instruction Set Features</td> <td>C64x+ Instruction Set Features Byte-Addressable (8-/16-/32-/64-Bit Data) 8-Bit Overflow Protection Bit-Field Extract, Set, Clear Normalization, Saturation, Bit-Counting VelociTI.2 Increased Orthogonality C64x+ Extensions Compact 16-bit Instructions Additional Instructions to Support Complex Multiplies</td> </tr> <tr> <td>C64x+ L1/L2 Memory Architecture</td> <td>256K-Bit (32K-Byte) L1P Program RAM/Cache [Flexible Allocation] – 640K-Bit (80K-Byte) L1D Data RAM/Cache 1M-Bit (128K-Byte) L2 Unified Mapped RAM/Cache Supports Little Endian Mode Only</td> </tr> <tr> <td>Video Processing Subsystem (VPSS)</td> <td>CCD and CMOS Imager Interface BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface Preview Engine for Real-Time Image Processing Glueless Interface to Common Video Decoders Histogram Module Auto-Exposure, Auto-White Balance and Auto-Focus Module Resize Engine Resize Images From 1/4x to 4x Separate Horizontal/Vertical Control Four 54-MHz DACs for a Combination of Composite NTSC/PAL Video Luma/Chroma Separate Video (S-video) Component (YPbPr or RGB) Video (Progressive) Digital Output 8-/16-bit YUV or up to 24-Bit RGB HD Resolution Up to 2 Video Windows</td> </tr> </table>	High-Performance Digital Media Processor (DM6437)	2.5-, 2-, 1.67-, 1.51-, 1.43-ns Instruction Cycle Time 400-, 500-, 600, 660-, 700-MHz C64x+™ Clock Rate Eight 32-Bit C64x+ Instructions/Cycle 3200, 4000, 4800, 5280, 5600 MIPS Fully Software-Compatible With C64x	Advanced Very-Long-Instruction-Word (VLIW)	Eight Highly Independent Functional Units With VelociTI.2 Extensions: Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle Load-Store Architecture With Non-Aligned support 64 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size All Instructions Conditional Additional C64x+™ Enhancements Protected Mode Operation Exceptions Support for Error Detection and Program Redirection Hardware Support for Modulo Loop Auto-Focus Module Operation	C64x+ Instruction Set Features	C64x+ Instruction Set Features Byte-Addressable (8-/16-/32-/64-Bit Data) 8-Bit Overflow Protection Bit-Field Extract, Set, Clear Normalization, Saturation, Bit-Counting VelociTI.2 Increased Orthogonality C64x+ Extensions Compact 16-bit Instructions Additional Instructions to Support Complex Multiplies	C64x+ L1/L2 Memory Architecture	256K-Bit (32K-Byte) L1P Program RAM/Cache [Flexible Allocation] – 640K-Bit (80K-Byte) L1D Data RAM/Cache 1M-Bit (128K-Byte) L2 Unified Mapped RAM/Cache Supports Little Endian Mode Only	Video Processing Subsystem (VPSS)	CCD and CMOS Imager Interface BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface Preview Engine for Real-Time Image Processing Glueless Interface to Common Video Decoders Histogram Module Auto-Exposure, Auto-White Balance and Auto-Focus Module Resize Engine Resize Images From 1/4x to 4x Separate Horizontal/Vertical Control Four 54-MHz DACs for a Combination of Composite NTSC/PAL Video Luma/Chroma Separate Video (S-video) Component (YPbPr or RGB) Video (Progressive) Digital Output 8-/16-bit YUV or up to 24-Bit RGB HD Resolution Up to 2 Video Windows
High-Performance Digital Media Processor (DM6437)	2.5-, 2-, 1.67-, 1.51-, 1.43-ns Instruction Cycle Time 400-, 500-, 600, 660-, 700-MHz C64x+™ Clock Rate Eight 32-Bit C64x+ Instructions/Cycle 3200, 4000, 4800, 5280, 5600 MIPS Fully Software-Compatible With C64x											
Advanced Very-Long-Instruction-Word (VLIW)	Eight Highly Independent Functional Units With VelociTI.2 Extensions: Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle Load-Store Architecture With Non-Aligned support 64 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size All Instructions Conditional Additional C64x+™ Enhancements Protected Mode Operation Exceptions Support for Error Detection and Program Redirection Hardware Support for Modulo Loop Auto-Focus Module Operation											
C64x+ Instruction Set Features	C64x+ Instruction Set Features Byte-Addressable (8-/16-/32-/64-Bit Data) 8-Bit Overflow Protection Bit-Field Extract, Set, Clear Normalization, Saturation, Bit-Counting VelociTI.2 Increased Orthogonality C64x+ Extensions Compact 16-bit Instructions Additional Instructions to Support Complex Multiplies											
C64x+ L1/L2 Memory Architecture	256K-Bit (32K-Byte) L1P Program RAM/Cache [Flexible Allocation] – 640K-Bit (80K-Byte) L1D Data RAM/Cache 1M-Bit (128K-Byte) L2 Unified Mapped RAM/Cache Supports Little Endian Mode Only											
Video Processing Subsystem (VPSS)	CCD and CMOS Imager Interface BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface Preview Engine for Real-Time Image Processing Glueless Interface to Common Video Decoders Histogram Module Auto-Exposure, Auto-White Balance and Auto-Focus Module Resize Engine Resize Images From 1/4x to 4x Separate Horizontal/Vertical Control Four 54-MHz DACs for a Combination of Composite NTSC/PAL Video Luma/Chroma Separate Video (S-video) Component (YPbPr or RGB) Video (Progressive) Digital Output 8-/16-bit YUV or up to 24-Bit RGB HD Resolution Up to 2 Video Windows											

	External Memory Interfaces (EMIFs)	<p>32-Bit DDR2 SDRAM Memory Controller With 256M-Byte Address Space (1.8-V I/O) Supports up to 333-MHz (data rate) Bus and Interfaces With DDR2-400 SDRAM Asynchronous 8-Bit Wide EMIF (EMIFA) With up to 64M-Byte Address Reach Flash Memory Interfaces – NOR (8-Bit-Wide Data) – NAND (8-Bit-Wide Data) Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels) Two 64-Bit General-Purpose Timers (Each Configurable as Two 32-Bit Timers) One 64-Bit Watch Dog Timer Two UARTs (One with RTS and CTS Flow control) Master/Slave Inter-Integrated Circuit (I2C bus) Two Multichannel Buffered Serial Ports I2S and TDM AC97 Audio Codec Interface SPI Standard Voice Codec Interface (AIC12) Telecom Interfaces – ST-Bus, H-100 128 Channel Mode Multichannel Audio Serial Port (McASP0) Four Serializers and SPDIF (DIT) Mode 16-Bit Host-Port Interface (HPI) High-End CAN Controller (HECC) 32-Bit 33-MHz, 3.3-V Peripheral Component Interconnect (PCI) Master/Slave Interface 10/100 Mb/s Ethernet MAC (EMAC) IEEE 802.3 Compliant Supports Media Independent Interface (MII) Management Data I/O (MDIO) Module VLYNQ™ Interface (FPGA Interface) Three Pulse Width Modulator (PWM) Outputs On-Chip ROM Bootloader Individual Power-Savings Modes Flexible PLL Clock Generators IEEE-1149.1 (JTAG™) Boundary-Scan-Compatible Up to 111 General-Purpose I/O (GPIO) Pins (Multiplexed With Other Device Functions) Packages: 361-Pin Pb-Free PBGA Package (ZWT Suffix), 0.8-mm Ball Pitch 376-Pin Plastic BGA Package (ZDU Suffix), 1.0-mm Ball Pitch 0.09-µm/6-Level Cu Metal Process (CMOS) 3.3-V and 1.8-V I/O, 1.2-V Internal (-7/-6/-5/-4/-L/-Q6/-Q5/-Q4) 3.3-V and 1.8-V I/O, 1.05-V Internal (-7/-6/-5/-4/-L/-Q5)</p>
	Applications	<p>Digital Media Networked Media Encode/Decode Video Imaging</p>
<p>Item: TFT Display Make: Generic/compatible to the DM6437 Board Specification details:-</p>		
	TFT Display	<p>LCD: Mini LCD/LED TV With USB Multimedia 7.5 inch</p> <p>Video format: AVI/JPEG/DIVX/AVI/MPEG/VOB</p> <p>Features: FM Radio , USB Video Playback , Memory Card Video Playback and Text Reader , RF Input (cable TV) , AV Input (Red, White & yellow) .</p>
	BNC Connectors	<p>Standard BNC Connectors</p> 

		AV Cable	Standard AV Cable 
		Item: CCD Sensor Camera Make: Generic/compatible to the DM6437 Board Specification details:-	
		CCD Sensor Camera	Having video Output as in 1-channel BNC HDCVI high definition video output. <ul style="list-style-type: none"> ➤ Comes with 1/3" 3mp ps CMOS image sensor ➤ Max 25fps 3mp, 25/30fps 1080p ➤ H.264 and mjpeg dual-stream encoding ➤ Dwdr, day/night(ICR), auto iris, 3dnr, awb, agc, blc ➤ Comes with 2.8mm fixed lens (3.6mm optional)

Annexure-II

Details of the similar equipment ordered by Government/ Autonomous Institute(s) during last three years

SI No	Date of Order	Institute's Name	Name of Equipment ordered	Quantity	Order value in ₹	Whether successfully completed the Order (Yes/No)

Signature of Supplier

Name: _____

Address: _____

Contact No: _____

FORMAT FOR QUOTATION SUBMISSION

(In letterhead of the supplier with seal)

Date: _____

To: _____

Sl. No.	Description of Item (with full Specifications)	Qty.	Unit	Quoted Unit rate in ₹ (Including Ex-Factory price, excise duty, packing and forwarding, transportation, insurance, other local costs incidental to delivery and warranty/ guaranty commitments)	Total Price in ₹ (A)	GST and other taxes payable	
						In %	In figures (B)
1	Digital Video Development platform(DVDP) with compatible TFT display screen and CCD sensor camera (Specs: As per Annexure-I)	16 Sets					
Total Cost							

Gross Total Cost (A+B): ₹. _____

We agree to supply the above Item(s) in accordance with the technical specifications for a total contract price of ₹ _____ (Amount in figures) (Rupees _____ amount in words) within the period specified in the Invitation for Quotations.

We confirm that the **onsite warranty/ guarantee of** 36 months shall apply to the offered items and we also confirm to agree with terms and conditions as mentioned in the Invitation Letter.

We hereby certify that we have taken steps to ensure that no person acting for us or on our behalf will engage in bribery.

Signature of Supplier

Name: _____

Address: _____

Contact No: _____